

**CLAIM AMENDMENTS**

1. (Previously presented) Communication process between an Information Handling System (IHS) and at least one display having On Screen Display (OSD) capability; wherein

said IHS system includes a processor under control of an operating system, a graphics system and an electronic circuit operating independently of said processor and said graphics system,

said at least one display receives a graphics channel comprising the graphics signals generated by said graphics system and a service channel allowing interaction between said at least one display and said operating system;

the process being characterized in that said service channel is also used to permit said independent electronic circuit to have access to the On Screen Display (OSD) capability of said at least one display in order to display text and/or graphics independently of said processor and said operating system.

2. (Previously presented) Process according to claim 1 characterized in that said service channel of said display consists of a bi-directional serial communication link which is compatible with the I<sup>2</sup>C protocol, providing either DDC or DDC/CI communication support with said operating system, as well as an I<sup>2</sup>C communication link between said independent electronic circuit and said at least one display in order to provide to said electronic circuit a direct access to the OSD capability of said at least one display.

3. (Previously presented) Process according to claim 2 characterized in that said electronic circuit consists of a hardware monitoring circuit displaying monitoring feedback information to the user via said service channel.

4. (Previously presented) Process according to claim 1 characterized in that said graphics system is either an AGP or PCI graphics card which is plugged into a corresponding AGP or PCI slot having at least two conductors being reserved for said I<sup>2</sup>C communication link conveying the OSD commands to be directed to said at least one display.

5. (Previously presented) Process according to claim 3 characterized in that said hardware monitoring circuit is connected via a network to said IHS system in order to provide an alarm on Local Area Network (LAN) capability.

6. (Previously presented) Information Handling System (IHS) comprising:  
a processor arranged to operate under the control of an operating system, a graphics system and an electronic circuit operable independently of said processor;  
at least one display having On Screen Display (OSD) capability and including first receiving means for receiving a graphics channel upon which graphics signals generated by said graphics system are transmitted, and second receiving means for receiving a service channel for allowing interaction between said at least one display and said operating system;  
characterized in that said service channel and said display are arranged to permit said independent electronic circuit to access the On Screen Display (OSD) capability of said at least one display in order to display text and/or graphics independently of said processor and said operating system.

7. (Original) Information Handling System according to claim 6 characterized in that said service channel consists of a bi-directional serial communication link.

8. (Previously presented) Information handling system as claimed in claim 7 wherein said serial communication link is compatible with the I<sup>2</sup>C protocol, and provides a DDC or a DDC/CI communication interface with said processor as well as a I<sup>2</sup>C communication link

between said independent electronic circuit and said at least one display in order to provide to said electronic circuit a direct access to the OSD capability of said at least one display.

9. (Previously presented) Information handling system according to claim 7 characterized in that said electronic circuit is a hardware monitoring circuit for displaying monitoring feedback information to the user via said service channel.

CI 10. (Previously presented) Information Handling System according to claim 8 characterized in that said graphics systems includes:

a graphics engine for providing graphics signals to said graphics channel and a first I<sup>2</sup>C communication channel complying with the DDC/CI protocol for controlling said at least one display;

arbitration means having a first input connected to receive said first I<sup>2</sup>C communication channel provided by said graphics engine, and having a second input for receiving a second I<sup>2</sup>C communication channel provided by said hardware monitoring circuit;

said arbitration means providing arbitration between said first and said second I<sup>2</sup>C communication links so that the hardware monitoring circuit and the processor can both get access to said second receiving means of said at least one display.

11. (Previously presented) Information Handling System according to claim 10 characterized in that said graphics systems is an AGP or PCI graphics card which is plugged into a corresponding AGP or PCI graphics slot having at least two wires which are dedicated for the communication of said second I<sup>2</sup>C protocol communication channel.

12. (Original) Information Handling System according to claim 11 characterized in that said graphics system and said processor are located on the same motherboard.

13. (Previously presented) Graphics system for use in an Information Handling System (IHS) as defined in claim 6 characterized by:

a graphics engine for providing graphics signals to said graphics channel and a first I<sup>2</sup>C communication channel complying with the DDC/CI protocol for controlling said at least one display;

arbitration means having a first input connected to receive said first I<sup>2</sup>C communication channel provided by said graphics engine, and having a second input receiving a second I<sup>2</sup>C communication channel provided by said hardware monitoring circuit;

CI  
said arbitration means for providing arbitration between said first and said second I<sup>2</sup>C communication channels so that both hardware monitoring circuit and said processor can get access to said second receiving means of said at least one display without contention.

14. (Original) Graphics system according to claim 13 characterized in that said arbitration means are arranged to prevent the access of said service channel to one among said first and second I<sup>2</sup>C communication links until a preceding I<sup>2</sup>C transaction has been successfully completed.

15. (Previously presented) Display device having On Screen Display (OSD) capability for use in an Information Handling System (IHS) including a processor under control of an operating system, a graphics system and an electronic circuit operating independently of said processor and said graphics system ,

said display having one or more connectors for receiving a graphics channel comprising graphics signals generated by said graphics system and a service channel allowing interaction between said display and said operating system;

characterized by means responsive to commands in said service channel for controlling the On Screen Display capability independently of the operation of the processor and the operating system.

16. (Previously presented) Display device according to claim 15 characterized in that said service channel consists of a bi-directional serial communication link which is compatible with the I<sup>2</sup>C protocol, and providing either DDC or DDC/CI communication with said operating system, as well as an I<sup>2</sup>C communication link between said independent electronic circuit and said display in order to provide to said electronic circuit a direct access to the OSD capability of said display.

C1 17. (Previously presented) Graphics system for use in an Information Handling System (IHS) as defined in claim 7 characterized by:

a graphics engine for providing graphics signals to said graphics channel and a first I<sup>2</sup>C communication channel complying with the DDC/CI protocol for controlling said at least one display;

arbitration means having a first input connected to receive said first I<sup>2</sup>C communication channel provided by said graphics engine, and having a second input receiving a second I<sup>2</sup>C communication channel provided by said hardware monitoring circuit;

said arbitration means for providing between said first and said second I<sup>2</sup>C communication channels so that both hardware monitoring circuit and said processor can get access to said second receiving means of said at least one display without contention.

18. (Previously presented) Graphics system for use in an Information Handling System (IHS) as defined in claim 8 characterized by:

a graphics engine for providing graphics signals to said graphics channel and a first I<sup>2</sup>C communication channel complying with the DDC/CI protocol for controlling said at least one display;

arbitration means having a first input connected to receive said first I<sup>2</sup>C communication channel provided by said graphics engine, and having a second input receiving a second I<sup>2</sup>C communication channel provided by said hardware monitoring circuit;

said arbitration means for providing between said first and said second I<sup>2</sup>C communication channels so that both hardware monitoring circuit and said processor can get access to said second receiving means of said at least one display without contention.

19. (Previously presented) Graphics system for use in an Information Handling System (IHS) as defined in claim 9 characterized by:

C1 a graphics engine for providing graphics signals to said graphics channel and a first I<sup>2</sup>C communication channel complying with the DDC/CI protocol for controlling said at least one display;

arbitration means having a first input connected to receive said first I<sup>2</sup>C communication channel provided by said graphics engine, and having a second input receiving a second I<sup>2</sup>C communication channel provided by said hardware monitoring circuit;

said arbitration means for providing between said first and said second I<sup>2</sup>C communication channels so that both hardware monitoring circuit and said processor can get access to said second receiving means of said at least one display without contention.

20. (Previously presented) Graphics system for use in an Information Handling System (IHS) as defined in claim 10 characterized by:

a graphics engine for providing graphics signals to said graphics channel and a first I<sup>2</sup>C communication channel complying with the DDC/CI protocol for controlling said at least one display;

arbitration means having a first input connected to receive said first I<sup>2</sup>C communication channel provided by said graphics engine, and having a second input receiving a second I<sup>2</sup>C communication channel provided by said hardware monitoring circuit;

said arbitration means for providing between said first and said second I<sup>2</sup>C communication channels so that both hardware monitoring circuit and said processor can get access to said second receiving means of said at least one display without contention.

21. (New) Communication process between an Information Handling System (IHS) and at least one display having On Screen Display (OSD) capability; wherein

C1 - said IHS system includes a processor under control of an operating system, a graphics system and an electronic circuit which is arranged so as to be able to function before said operating system has booted,

- said at least one display receives a graphics channel comprising the graphics signals generated by said graphics system and a service channel allowing interaction between said at least one display and said operating system;

the process being characterized in that said service channel is also used to permit said independent electronic circuit to have access to the On Screen Display (OSD) capability of said at least one display in order to display text and/or graphics before said operating system has booted.

22. (New) The communication process according to claim 21 wherein said service channel of said display includes a bi-directional serial communication link which is compatible with the I<sup>2</sup>C protocol, providing either DDC or DDC/CI communication support with said operating system, as well as an I<sup>2</sup>C communication link between said independent electronic circuit and said at least one display in order to provide to said electronic circuit a direct access to the OSD capability of said at least one display.

23. (New) The communication process according to claim 22 wherein said electronic circuit includes a hardware monitoring circuit displaying monitoring feedback information to the user via said service channel.

24. (New) The communication process according to claim 21 wherein said graphics system is either an AGP or PCI graphics card which is plugged into a corresponding AGP or PCI slot having at least two conductors being reserved for said I<sup>2</sup>C communication link conveying the OSD commands to be directed to said at least one display.

25. (New) Process according to claim 23 wherein said hardware monitoring circuit is connected via a network to said IHS system in order to provide an alarm on Local Area Network (LAN) capability.

26. (New) Information Handling System (IHS) comprising:

- a processor arranged to operate under the control of an operating system, a graphics system and an electronic circuit which is arranged so as to be able to function before said operating system has booted;

- at least one display having On Screen Display (OSD) capability and including first receiving means for receiving a graphics channel upon which graphics signals generated by said graphics system are transmitted, and second receiving means for receiving a service channel for allowing interaction between said at least one display and said operating system;

wherein said service channel and said display are arranged to permit said independent electronic circuit to access the On Screen Display (OSD) capability of said at least one display in order to display text and/or graphics before said operating system has booted.



27. (New) Information Handling System according to claim 26 wherein said service channel consists of a bi-directional serial communication link.

28. (New) Information handling system as claimed in claim 27 wherein said serial communication link is compatible with the I<sup>2</sup>C protocol, and provides a DDC or a DDC/CI communication interface with said processor as well as a I<sup>2</sup>C communication link between said independent electronic circuit and said at least one display in order to provide to said electronic circuit a direct access to the OSD capability of said at least one display.

29. (New) Information handling system according to claim 27 wherein said electronic circuit is a hardware monitoring circuit for displaying monitoring feedback information to the user via said service channel.

30. (New) Information Handling System according to claim 8 wherein said graphics systems comprises:

- a graphics engine for providing graphics signals to said graphics channel and a first I<sup>2</sup>C communication channel complying with the DDC/CI protocol for controlling said at least one display;

- arbitration means having a first input connected to receive said first I<sup>2</sup>C communication channel provided by said graphics engine, and having a second input for receiving a second I<sup>2</sup>C communication channel provided by said hardware monitoring circuit;

- said arbitration means providing arbitration between said first and said second I<sup>2</sup>C communication links so that the hardware monitoring circuit and the processor can both get access to said second receiving means of said at least one display.

31. (New) Information Handling System according to claim 30 wherein said graphics systems is an AGP or PCI graphics card which is plugged into a corresponding AGP or PCI graphics slot having at least two wires which are dedicated for the communication of said second I<sup>2</sup>C protocol communication channel.

32. (New) Information Handling System according to claim 31 wherein said graphics system and said processor are located on a common motherboard.

---